

PROGRAM

| Time (Pacific Time) | Program |
|---------------------|--|
| 8:30 | Welcome, Program Overview, Housekeeping, Keynote Introduction |
| 8:40 | Keynote Session 1 — Outlook of device and assembly technologies enabling high-performance mobile computing (abstract) Mustafa Badaroglu (<i>Qualcomm, Belgium</i>) |
| 9:20 | Q&A |
| 9:35 | Break |
| 9:45 | Paper Session 1 — Interconnect Aspects of Advanced Technologies and Applications (3 x 20 min.) Session Chair: Brian Cline (<i>ARM, USA</i>) <ul style="list-style-type: none">◦ Communication architecture enabling 100X accelerated simulation of biological neural networks Kevin Kauth, Tim Stadtmann, Ruben Brandhofer, Vida Sobhani and Tobias Gemmeke (<i>IDS, RWTH Aachen University, Germany</i>)◦ Pathfinding for 2.5D interconnect technologies Saptadeep Pal and Puneet Gupta (<i>UCLA, USA</i>)◦ Global interconnects in VLSI complexity SFQ systems Tahereh Jabbari and Eby Friedman (<i>University of Rochester, USA</i>) |
| 10:45 | Discussants + Q&A <ul style="list-style-type: none">• Louis Scheffer (<i>HHMI, USA</i>)• Sung-Kyu Lim (<i>Georgia Tech, USA</i>) |
| 11:00 | Invited Session 1 — Quantum Computing (2 x 25 min.) Session Chair: Rasit O. Topaloglu (<i>IBM, USA</i>) <ul style="list-style-type: none">◦ Building a quantum computer Barry C. Sanders (<i>University of Calgary, Canada</i>)◦ Extending quantum systems with optical interconnects Jason Orcutt (<i>IBM, USA</i>) |
| 11:50 | Discussants + Q&A <ul style="list-style-type: none">• Koen Bertels (<i>QBee, Portugal & University of Porto, Portugal</i>) |
| 12:00 | Break / Open Discussion — Problems and Pathfinding Challenges |
| 12:30 | Keynote Session 2 — Wafer scale interconnect and pathfinding for machine learning hardware (abstract) Patrick Groeneveld (<i>Cerebras Systems, USA</i>) |
| 13:10 | Q&A |
| 13:25 | Invited Session 2 — NoCs (2 x 25 min.) Session Chair: Dirk Stroobandt (<i>Ghent University, Belgium</i>) <ul style="list-style-type: none">◦ Analytical modeling of NoCs for fast simulation and design exploration Raid Ayoub (<i>Intel, USA</i>)◦ Role of on-chip networks in building domain-specific architectures (DSAs) for sparse computations Abhishek Jain (<i>Xilinx, USA</i>) |
| 14:15 | Discussants + Q&A <ul style="list-style-type: none">• Henri Fraise (<i>Xilinx, USA</i>)• Paolo D'Alberto (<i>Xilinx, USA</i>) |
| 14:25 | Break |
| 14:35 | Paper Session 2 — Interconnect Prediction, Analysis and Optimization (3 x 20 min.) Session Chair: Mahesh Iyer (<i>Intel, USA</i>) <ul style="list-style-type: none">◦ Revisiting inherent noise floors for interconnect prediction Tuck-Boon Chan (<i>Qualcomm, USA</i>), Andrew B. Kahng (<i>UCSD, USA</i>) and Mingyu Woo (<i>UCSD, USA</i>)◦ 3D NoC emulation model on a single FPGA Jonathan D'hoore (<i>Ghent University, Belgium</i>), Poona Bahrebar (<i>UC Irvine, USA & Ghent University, Belgium</i>) and Dirk Stroobandt (<i>Ghent University, Belgium</i>)◦ Optimal bounded-skew Steiner trees to minimize maximum k-active dynamic power Hamed Fatemi (<i>NXP Semiconductors, USA</i>), Andrew B. Kahng (<i>UCSD, USA</i>), Minsoo Kim (<i>UCSD, USA</i>) and Jose Pineda de Gyvez (<i>NXP Semiconductors, USA</i>) |
| 15:35 | Discussants + Q&A <ul style="list-style-type: none">• Patrick Groeneveld (<i>Cerebras Systems, USA</i>)• Rob Aitken (<i>ARM, USA</i>) |
| 15:50 | Workshop Closing — Future directions/Community mechanisms |