

Process-Induced Skew Variation for Scaled 2-D and 3-D ICs

Hu Xu, Vasilis F. Pavlidis, and Giovanni De Micheli LSI-EPFL

July 26, 2010

SLIP 2010, Anaheim, USA





- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions





- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions





2-D Clock Distribution Networks (CDNs)



ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE A. B. Kahng *et. al.*, "Planar-DME : A Single-Layer Zero-Skew Clock Tree Router," *IEEE Trans. on CAD*, 15(1), 1996.
E. Friedman, "Clock Distribution Networks in Synchronous Digital Integrated Circuits," *Proc. of the IEEE*, 89(5), 2001.
S. Abe *et al.*, "Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution," *Proc. of ISQED*, 2008.



2-D CDNs with Technology Scaling



[1] "International Technology Roadmap for Semiconductors," 2009. [Online]. Available: http://www.itrs.net.



Integration Approaches for 3-D ICs

- Wire-bond packaging
- Wafer/die-bond integration
 - Through Silicon Via (TSV)



(a) Wire-bond packaging [1]



(b) Wafer/die bonding and TSVs [2, 3]



E. Beyne, "3D Interconnection and Packaging," *Electronics System Integration Technology Conference*, 2006.
M. Koyanagi *et. al.*, "High-Density Through Silicon Vias for 3-D LSIs," *Proceedings of the IEEE*, 97(1), 2009.
MITLL Low-Power FDSOI CMOS Process Design Guide, MIT Lincoln Laboratory, Lexington, MA, 2006.



3-D Integrated Circuits



3-D ICs - vertically stacked devices and/or circuit blocks in one circuit. [1, 2]



Interconnect length vs. number of planes. [3]



E. Beyne, "3D Interconnection and Packaging," *Electronics System Integration Technology Conference*, 2006.
M. Koyanagi *et al.*, "High-Density Through Silicon Vias for 3-D LSIs," *Proc. of the IEEE*, 97(1), 2009.
J.W. Joyner *et al.*, "Impact of Three-Dimensional Architectures on Interconnects in Gigascale Integration," *TVLSI*, 9(6), 2001.

CDNs in 3-D circuits



• Synthesized 3-D clock tree



A synthesized 3-D clock tree with 87 TSVs [1]

• Symmetric 3-D clock tree



3-D global H-trees spanning multiple planes. [2]





- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions



Skew of CDNs



- Clock skew is the difference between the delay from the clock source to various clock sinks
 - Pair wise skew the skew between each pair of sinks (data-related sinks)
 - Global skew the skew between the minimum and maximum path delay
- The highest operating frequency of a circuit is constrained by the skew of the CDN







Sources of Process Variations





* K. Bowman *et al.*, "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration," *IEEE Journal of Solid-State Circuits*, 37(2), pp.183-190, February, 2002.



- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions



Modeling Process-Induced Skew in 2-D Clock Trees

- Corner analysis (best/nominal/worst-case analysis) coarse estimation
- Statistical skew analysis (SSA)
 - Only random variations (WID) are handled
 - The subpaths rooted at the same node are considered independent from each other
- Statistical static timing analysis (SSTA)
 - Apply SSTA to CDNs
 - The methodology and requirements are similar to SSA







Clock Paths in 3-D Clock Trees

ÉCOLE POLYTECHNIQUE Fédérale de Lausanne



Distribution of Buffer Characteristics

- The distribution of buffer characteristics depends on the input slew rate
- An elemental circuit is used to determine the PDF of $D_{\rm b}$, $R_{\rm b}$, $C_{\rm b}$, which are considered as Gaussian distributions







- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions





Accuracy of the Model

0.8

Cumulative Distribution F. 9.0

0.2

0

• 2-D CDNs

- UMC 90 nm CMOS technology
- Buffers are inserted under the same constraint of slew rate
- The error compared with Monte-Carlo simulations is below 10%





Skew Variation of Clock Trees in Scaled 2-D ICs

A global clock H-tree with 256 sinks

clock source

- The characteristics of buffers is obtained from ITRS
- The σ of skew variation is compared for five technology nodes







Standard deviation array at 90 nm technology node



Skew Variation in 3-D Clock Trees

- A global clock H-tree with 256 sinks
 - The parameters are similar to the 2-D CDN at 90 nm technology node
 - The σ of the skew3 between the bottom and topmost planes is the largest



Skew Variation in 3-D ICs with Different Numbers of Planes

- The number of planes increases from one to ten
- The side length decreases with # of planes, $L_{plane} \propto$







Comparison on Process-Induced Skew Variation between Technology Scaling and 3-D Integration



- The skew variation is shown to decrease more with technology scaling as compared to 3-D integration
- However, a multiplane circuit with a comparable or smaller skew variation can provide an alternative to aggressive technology scaling





- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions







- The effect of process variations on the clock skew of scaled 2-D ICs and 3-D ICs is analyzed
- An accurate method to estimate the skew variation considering the input slew of buffers has been developed
- Skew variation decreases in different ways between technology scaling and 3-D integration
- Skew variation in 2-D ICs with technology scaling decreases more than in 3-D ICs
- 3-D integration provides an alternative to offer high device density and low process-induced skew variation





Thank you!

