Prediction of Delay Time for Future LSI Using On-Chip Transmission Line Interconnects

<u>Takumi Uezono</u>, Junpei Inoue, Takanori Kyogoku, Kenichi Okada, and Kazuya Masu

Precision and Intelligence Laboratory, Tokyo Institute of Technology, Japan



- (1) Background and Purpose
- (2) Derivation of Delay Distribution
- (3) Replacement Method with Transmission Lines
- (4) Simulation Conditions
- (5) Experimental Results
- (6) Summary and Conclusion



(1) Background and Purpose

- (2) Derivation of Delay Distribution
- (3) Replacement Method with Transmission Lines
- (4) Simulation Conditions
- (5) Experimental Results
- (6) Summary and Conclusion



1. Background

Large Scaling of LSI & Increasing of Clock Frequency

 \blacktriangleright Delay time of global interconnect \gg Gate delay

Signal wavelength = Global interconnect length

- $\triangleright \omega L$: can not be neglected in analysis of signal propagation
 - Global interconnect *4* RC lumped constant circuit





Transmission line can be realized in Si ULSI using the inductance of interconnect.



2. Purpose

Main purpose

Estimation of future advantages of on-chip transmission line interconnects

advantage of transmission line



operating frequency of circuit designed with on-chip transmission line interconnects

The on-chip transmission line has smaller delay and smaller power consumption than RC interconnect at the long wire length.



Replacement with the on-chip transmission lines can improve critical-path delay.

🖈 Tokyo Institute of Technology

3. RC Line



As RC line becomes longer,

Delay time increases.
More repeaters are required.
Power consumption increases.





Trade-off between high-speed and power consumption

4. Transmission Line



➤Transmission lines can propagate signals at electromagnetic wave speed.

- \rightarrow High-speed signal propagation.
- Transmission line does not require repeaters.
 - → Low power consumption is expected for global interconnect.



5. Comparison in Delay Time



45nm technology node

At 45nm technology node, delay time of transmission line is a tenth part of RC line delay, and transmission line can save power of 80% at 5mm length.

Delay time and power consumption are improved. [1] H. Ito, et al., IEDM, pp.677-680 (2004).

☆ Tokyo Institute of Technology

6. Issue of Using Transmission Line

Problem area Transmission line requires large wiring area.

Replacement with Tr. lines

Wiring density becomes high.

pair 1

Trans Line pitch = $5a \sim 10a$

Transmission line(Co-planar)

pair 2

RC Line pitch = a



RC line

- (1) Background and Purpose
- (2) Derivation of Delay Distribution
- (3) Replacement Method with Transmission Lines
- (4) Simulation Conditions
- (5) Experimental Results
- (6) Summary and Conclusion



7. Derivation Flow of Delay Distribution

Delay distribution is used in the proposed method.



8. Wire Length Distribution (WLD)



9. Derivation of Delay Distribution 1



10. Derivation of Delay Distribution 2



11. Target Delay Distribution

We assume the chi-square distribution as the target delay distribution.



The distribution (a) requires the smaller power consumption.

The circuit having the distribution (a) can be regarded as a more optimized circuit.

12. Delay Distribution of Actual Circuit



A lot of paths don't have too fast nor too slow delay.

- (1) Background and Purpose
- (2) Derivation of Delay Distribution
- (3) Replacement Method with Transmission Lines
- (4) Simulation Conditions
- (5) Experimental Results
- (6) Summary and Conclusion



13. Replacement with Transmission Lines

- Operating frequency of the circuit depends on the critical-path delay.
- Critical-path delay depends on long wire in the path.
- The on-chip transmission line has smaller delay than RC line at the long wire length.

The longest RC lines in critical paths are replaced with transmission lines.

Problem

Transmission line requires large wiring area.

replaced line \longrightarrow Line delay is improved. other RC line \longrightarrow Line delay is a little degraded.

replacement too many RC lines

Degradation becomes larger than improvement.

14. Replacement Algorithm



- (1) Background and Purpose
- (2) Derivation of Delay Distribution
- (3) Replacement Method with Transmission Line
- (4) Simulation Conditions
- (5) Experimental Results
- (6) Summary and Conclusion



15. Benchmark Circuits and Assumptions

Technology node	180nm	90nm	45nm
Number of gates	15.5M gates	60M gates	240M gates
Chip size	3.1cm ²		
Number of average pins (k)	2.5		
Average fan-out (f_{out})	1.5		
Rent's constant (p)	0.4		
Operating frequency	1.25 GHz	2.5GHz	5GHz
Number of metal layers	8	10	12
Gate output resistance	6.3 k Ω		
Gate input capacitance	1.7fF	0.87fF	0.43fF
Degree of freedom (D_{freedom})	8, 12, 16		

16. Estimation Equations

Optimal delay time

$$T = 2.5\sqrt{R_0 R_{\rm int} C_0 C_{\rm int}}$$

The optimal number of repeaters

$$k = \sqrt{\frac{0.4R_{\text{int}}C_{\text{int}}}{0.7R_{\text{o}}C_{\text{o}}}}$$

Proportion of optimal W/L

$$h = \sqrt{\frac{R_0 C_{\text{int}}}{R_{\text{int}} C_0}}$$

 R_0 : gate output resistance C_0 : gate input capacitance R_{int} : wire resistance C_{int} : wire capacitance

Delay time without any repeaters

$$T = 0.4R_{\rm int}C_{\rm int} + 0.7(R_0C_{\rm int} + R_0C_0 + R_{\rm int}C_0)$$

[3]H. B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI," Chapters 5-7 (1995).

17. Transmission Line Conditions



- (1) Background and Purpose
- (2) Derivation of Delay Distribution
- (3) Replacement Method with Transmission Line
- (4) Simulation Conditions
- (5) Experimental Results
- (6) Summary and Conclusion



18. Experimental Results



 At 45nm technology node, the replacement with transmission lines improved critical-path delay by 21%.



19. Experimental Results



In spite of the target delay distributions, the replacement with transmission lines has more advantage as technology node advances.

- (1) Background and Purpose
- (2) Derivation of Delay Distribution
- (3) Replacement Method with Transmission Line
- (4) Simulation Conditions
- (5) Experimental Results
- (6) Summary and Conclusion



20. Summary and Conclusion

We estimated operating frequency of LSI with on-chip transmission line interconnects.

The longest RC lines in the critical paths are replaced with on-chip transmission lines.

In spite of the target delay distributions, the replacement with transmission lines has more advantage as technology node advances.

Replacement with the transmission line interconnects becomes an indispensable method at the future technology node.

