Optimized Pin Assignment for Lower Routing Congestion After Floorplanning Phase

Tianpei Zhang and Sachin S. Sapatnekar Department of Electrical and Computer Engineering University of Minnesota

Introduction

- VLSI technology enters the age of Deep Submicron (DSM).
- Number of transistors approaches hundreds of million.
- More interconnects in circuit than ever results in a tight budget for "silicon real estate".
- Successful routing of interconnects needs careful planning at the early phase of Physical Design.

Traditional Physical Design Flow



Our Strategy:

1) Estimate congestion information using statistical method after floorplanning phase.

2) Based on congestion estimation, find optimized pin assignment to reduce routing congestion.



■ If Congestion is larger than boundary capacity, overflow happens. *OV* = *C* — *Cap*

Pin of global net belongs to a block. Pin assignment finds in which global bin of the block the pin should be located, so that routing congestion is minimized.

Congestion Classification



Internal Congestion: Congestion at bin boundary due to crossing of Local Interconnect.

Estimation Strategy

No specific information about interconnect within blocks at floorplan phase.

Using Rent's Rule:



External Congestion: Congestion at bin boundary due to crossing of Global Interconnect.

Estimation Strategy

Statistical estimation based on Z-shape routing of global nets. Initial pin locations are also estimated statistically.

Global Interconnect Local Interconnect

Internal Congestion Estimation

Rent's Rule: T=kN^p

N: number of gates in a logic subnetwork.

T: number of connections between this subnetwork and the rest of circuits.

k: Rent's coefficient.

p: Rent's exponent.



Estimation of the number of connections between two regions.

E.g.



$$T_{XtoZ} = k[(N_X + N_Y)^p + (N_Z + N_Y)^p - (N_Y + N_Y)^p]$$

Internal Congestion Estimation



Contribution to horizontal congestion at edge *e* includes: (Assume L-shape routing model)

•Interconnection between components E and F.

•Interconnection between components A, B and F.

•Interconnection between components C, D and E.

from CD to E

Best way to estimate external routing congestion is to apply a simple "real" routing, Z-shape routing.



Z-shape routing

Number of possible routes R between two pins:

$$R = 1$$
 when $x_1 = x_2$ or $y_1 = y_2$

 $R = |x_1 - x_2| + |y_1 - y_2|$ otherwise.



Since routing is over-the-cell, pin can be anywhere in the block.



Problem: To find best pin locations of a net, Computational complexity can be as high as $O(n^d)$. *n* is number of bins in a block if assume they have same size, *d* is the degree of the net.



Decoupling of two-pin nets sharing the same pin. Block boundary are possible locations of "Pseudo-Pin"

Two-step strategy:

1. Two-pin nets sharing the same pin are first decoupled. This shared pin is decomposed into pseudo-pins. Possible pseudo-pin locations are on the block boundary. Find best pseudo-pin locations for minimized routing congestion.

2. Apply another MST to optimally connect the best pseudopin locations to ensure electrical equivalence. Edge cost in MST is congestion cost function (described later).

External Congestion Estimation

Chicken-Egg problem: **Based on congestion information**, determine pin location Pin Congestion Locations information Probability to Possible Based on pin location, do Z-shape routing, take the route: determine congestion information routes $p_i = w_i / \sum w_i$ To break dependence, all route j apply an initial probabilistic distribution $w_i = \min \operatorname{Cap} / L_i$ of pin locations.

minCap is minimum routing capacity along the route, L_i is the length of the route. Assign p_i to all the bin boundary along the possible routes.

Optimized Pin Location

Based on congestion graph (internal congestion and external congestion), least congested path is by minimizing the following path cost:

$$Cost = \beta \sum_{\text{all bins}} OV^2 + \gamma \sum_{\text{all bins}} 1 / diff^2 - \lambda Overlap^2$$

OV is overflow at bin boundary --- punishment *diff* is unused boundary capacity ---- preventive *Overlap* is the overlap length with other route in same net ---- encouragement

Find the lowest congestion cost path, so determine the optimized pin locations.

Overall pin assignment algorithm

- 1. Based on Rent's Rule, estimate the internal congestion.
- 2. Decompose every multi-pin net into a group of two-pin nets using PRIM MST algorithm.
- 3. Estimate external congestion using Z-shaped routing model and probabilistic pseudo-pin location.
- 4. For each two-pin net, calculate congestion cost of all possible routes, find least cost route and determine the corresponding pseudo-pin location.
- 5. For all the pseudo-pins in the same block that correspond to the same pin, build an MST connecting them, and final pin location may correspond to the location of any pseudo-pin.

Experiment Results

Circuit	# of	# of	grids	Horizontal overflow		Vertical overflow		run time
Ω.	nets	blocks		OPA	RPA	OPA	RPA	(sec)
apte	97	9	20×20	95	134	44	88	145
ami33	123	33	30 × 30	280	432	191	443	184
ami49	408	49	30 × 30	306	413	27	215	176
xerox	203	10	20×20	0	160	1	149	93
hp	83	11	30×20	22	61	4	10	229

OPA: Optimized Pin Assignment

RPA: Random Pin Assignment

Conclusion

After floorplanning phase, applying Rent's rule, circuit building block internal congestion is estimated.

Based on an initial probabilistic pin location distribution, external congestion is estimated.

With congestion map, an optimized pin assignment algorithm is proposed.

Experiment results show effective reduction in routing congestion with optimized pin assignment.

