

# **Hierarchical Power Supply Noise Evaluation for Early Power Grid Design Prediction**

*M. Graziano, G. Maserà, G. Piccinini, M. Zamboni*

VLSI LAB. - Electronics Dep. - Politecnico di Torino



## Outline

- ◆ **Power Supply Noise**
- ◆ **Power Supply Noise Analysis Approaches**
- ◆ **Proposed methodology**
- ◆ **Results and conclusions**

**Power Supply Noise**

$$V_{supply} \Rightarrow V_{ideal}$$

**Power Supply Noise**

  $V_{supply} \Rightarrow V_{ideal}$

  $SSN \Rightarrow L \cdot \frac{dI}{dt}$

## Power Supply Noise

  $V_{supply} \Rightarrow V_{ideal}$

  $SSN \Rightarrow L \cdot \frac{dI}{dt}$

  $\text{Voltage Drop} \Rightarrow R \cdot I$

## Power Supply Noise

  $V_{supply} \Rightarrow V_{ideal}$

  $SSN \Rightarrow L \cdot \frac{dI}{dt}$

  $\text{Voltage Drop} \Rightarrow R \cdot I$



$$V_{supply} = V_{ideal} + L \frac{dI}{dt} + R \cdot I$$

## Resistance



**Metal line shrinking**



**Skin effect**



**Temperature**

## Resistance



Metal line shrinking



Skin effect



Temperature



Copper



Fat wires



## Inductance



**Higher frequency**



**Complexity: return path**

## Inductance



**Higher frequency**



**Complexity: return path**



**Shielding**



**Flip Chip technology**

**Current**

**Gate density increasing**

⇒ **higher currents**



**Higher frequency**

⇒  $\frac{dI}{dt}$  **grows**

## Capacitance



**Fat wires**

⇒ **interconnect capacitance increases**



**Reduced gate sizes**

⇒ **reduced intrinsic decoupling**

**capacitance** ⇒  $\frac{dI}{dt}$  **grows**

## Capacitance



**Fat wires**

⇒ **interconnect capacitance increases**



**Reduced gate sizes**


⇒ **reduced intrinsic decoupling**

**capacitance** ⇒  $\frac{dI}{dt}$  **grows**




**Low  $K$  materials**

## Effects: direct




**Gate delays, errors, failures**

## Effects: indirect



## Substrate injection


## Effects: indirect



## Crosstalk against signal lines



## Effects: indirect



**Emi towards neighbours circuits**


## Countermeasures

- ◆ **Technologist: copper, Low-k, SOI, C4**
  - ◆ **Circuit designer: decoupling capacitors, current limiters, logic family variation**
  - ◆ **Physical designer: routing and placement strategies**
- ⇒ early PSN evaluation

## Power Supply Noise Evaluation Approaches

- ◆ **Verification at the end of the design process: accurate but expensive**
- ◆ **Early analysis: has lower accuracy but gives a priori design parameters**

## Power Supply Noise Evaluation



## Power grid analysis approaches

- ◆ **Hierarchical analysis**
  - ◆ **Extract parasitics of a macro power grid**
  - ◆ **Simplify it in a concentrated model for that macro**
  - ◆ **Use it for the higher hierarchical analysis**
  - ◆ **Can be extremely inaccurate: the distributed effect is lost**

## Current analysis approaches

- ◆ **Vector producing worst switching activity**
  - ⇒ maximum switching  $\neq$  worst noise
- ◆ **Simultaneous switching**
  - ⇒ too pessimistic upper bound
- ◆ **Static timing analysis for current skew evaluation**
  - ⇒ too pessimistic: does not consider switching direction

## Proposed method base on:

- ◆ **Hierarchical current activity algorithm:**
  - ◆ uses dynamic current informations (database)
  - ◆ consider switching direction
  - ◆ consider current skew
  - ◆ consider current in “no-switching” transitions
- ◆ **Hierarchical Power Grid model**
  - ◆ Infer distributed parasitic informations from lower to higher hierarchical levels
  - ◆ Include current informations for line sizing, parasitic evaluation and Power Supply Noise estimation

**PSNA**

- 1. Define current activity (Current LUT, CAA, STA):**
- 2. Define parasitics from line dimensions;**
- 3. Compute power supply overvoltage (Model);**
- 4. Define critical points;**
- 5. Define possible solutions:**
  - 5.1 Increasing critical points line width or/and**
  - 5.2 Inserting decoupling capacitances or/and**
  - 5.3 Equalizing current injection (placement, TDP)**




## Currents: library database

- ◆ Each library cell is simulated in all possible input transition state (implying or not output transition): current is measured
- ◆ Current activity types are clustered, coded and a sample is found
- ◆ A Look-up-table is generated for each input transition state


from  $V_{in} \rightarrow V_{out}$

to  $I_{in} \rightarrow I_{out}$


## Currents: hierarchical analysis




## Currents: hierarchical analysis




## Currents: activity evaluation




## Currents: activity evaluation




## Currents: activity evaluation



## Currents: activity evaluation




## Currents: activity evaluation







## Currents: activity evaluation




## Currents: activity evaluation



## Currents: activity evaluation




## Power grid: ROW




Row  $r$ ,  $N$  gates

## Power grid: MACRO



**Macro  $m$ ,  $K$  rows**

## Power grid: BLOCK



**Block  $b$ ,  $M$  macros**

## Power grid: ROW

$$\begin{aligned} V_{rN} &= V_{r0} + NR_r I_{rIN} \\ &+ NL_r \frac{d}{dt} I_{rIN} + R_r \sum_{i=1}^N \left( i (I_{gi} - I_{ci}) \right) \\ &+ L_r \sum_{i=1}^N \left( i \frac{d}{dt} (I_{gi} - I_{ci}) \right) \end{aligned}$$

## Power grid: MACRO

$$\begin{aligned} V_{kK} &= V_{k0} + KR_k I_{kIN} \\ &+ KL_k \frac{d}{dt} I_{kIN} + R_k \sum_{i=1}^K \left( i (I_{gi} - I_{ci}) \right) \\ &+ L_k \sum_{i=1}^K \left( i \frac{d}{dt} (I_{gi} - I_{ci}) \right) \end{aligned}$$



## Power grid: BLOCK

$$\begin{aligned} V_{mM} &= V_{m0} + MR_m I_{mIN} \\ &+ ML_m \frac{d}{dt} I_{mIN} + R_m \sum_{i=1}^M \left( i (I_{gi} - I_{ci}) \right) \\ &+ L_m \sum_{i=1}^M \left( i \frac{d}{dt} (I_{gi} - I_{ci}) \right) \end{aligned}$$

## Methodology results and conclusions

- ◆ Results for non automated evaluations on a two macros block with 25 gates each showed with respect to HSPICE simulations
  - ◆ accuracy in current waveform evaluation of 98%
  - ◆ accuracy in worst power supply noise evaluation of 85% due to parasitic modeling
- ◆ Needs final implementation for managing complex circuits and benchmarks
- ◆ Need further improvements in parasitic modeling
- ◆ Expected good results in terms of accuracy and efficiency